chinatechnews.com web signal

Biren and Cambricon surge as US closes Nvidia path

nvidia china ai chips china-ai chips export-controls ai-infrastructure

Key insights

  • Huawei Ascend clusters and ASIC startups Biren and Cambricon are now China's primary AI hardware path after US Blackwell export controls closed.
  • Chinese AI inference frameworks are being rebuilt for ASIC-native architectures, making them structurally incompatible with CUDA-based Western tooling.
  • The hardware pivot is accelerating faster than US semiconductor policy planners projected when controls were tightened in late 2025.

Why this matters

Chinese AI labs optimizing exclusively for ASIC architectures means models and inference frameworks built in China will not run natively on Nvidia-based Western infrastructure, creating a durable compatibility barrier between the two ecosystems. For AI founders and enterprises building globally, the divergence means that using Chinese open-source models or frameworks will require maintaining separate hardware stacks rather than treating them as drop-in tools. The pace of CXMT, Biren, and Cambricon capacity expansion indicates China's hardware industry is now consolidating around a non-CUDA future faster than US export control architects anticipated.

Summary

US export controls have done more than slow China's AI buildout. They've forced a structural redesign of the entire chip ecosystem. Huawei Ascend now anchors Chinese AI infrastructure while ASIC startups Biren and Cambricon scale purpose-built inference silicon. Chinese labs are rebuilding model pipelines around architectures that won't run on Western stacks, and CUDA compatibility is a non-starter for this new generation of hardware. Essentially: (Huawei, Biren, Cambricon) are constructing a parallel hardware world that is incompatible with CUDA and Western inference tooling. - Biren, Cambricon, and CXMT capacity growth is outpacing US policy projections from when controls tightened in late 2025. - Chinese inference frameworks are being rebuilt ASIC-native, making portability across ecosystems structurally harder over time. Two distinct AI hardware ecosystems are now forming, and the gap widens with each new model generation.

Potential risks and opportunities

Risks

  • Western AI framework maintainers (PyTorch, Hugging Face) face fragmentation pressure as Chinese contributors push ASIC-native optimization paths that diverge from CUDA-centric codebases.
  • US semiconductor policy teams that calibrated export controls around GPU bottlenecks may face credibility pressure if Biren and Cambricon close the inference performance gap faster than late 2025 assessments projected.
  • Multinational firms relying on Chinese AI vendors for inference infrastructure face supply-chain lock-in risk as ASIC-native frameworks become progressively harder to migrate back to Western hardware stacks by 2027.

Opportunities

  • ASIC design tool vendors (Synopsys, Cadence) and advanced packaging providers servicing Chinese domestic chip startups like Biren and Cambricon may see accelerating demand as capacity buildouts intensify through 2026.
  • Western non-CUDA inference silicon companies (Groq, Cerebras, d-Matrix) can position as the bridging layer for enterprises needing cross-ecosystem model portability between ASIC-native and GPU-based stacks.
  • Open-source inference framework projects (vLLM, llama.cpp) that add first-class ASIC backend support gain outsized adoption leverage as the bifurcated hardware landscape deepens and Chinese labs seek portable tooling.

What we don't know yet

  • Independent performance benchmarks for Biren and Cambricon ASIC silicon against Nvidia H100 on large-model inference workloads have not been publicly verified.
  • Whether Huawei Ascend's software stack has reached the maturity threshold needed for frontier model training, or remains primarily an inference platform, is not addressed by current reporting.
  • The degree to which major Chinese AI labs including Baidu, DeepSeek, and Zhipu have fully migrated production training workloads to domestic ASIC hardware by mid-2026 is undocumented.